Logic Design

Dr. Yosry A. Azzam

Gate Level Minimization

Chapter 3

Agenda

- Simplification of Boolean Functions (The K-Map Method)
- Don't Care Condition
- Synthesis with NAND
 & NOR Gate
- Brief on Gate
 Implementation

Main Reading

• Mano: Ch 3

Objectives


- Understand the procedure of simplifying Boolean functions
- Understand and able to perform the K-Map method
- Understand the Don't Care Condition and their place in K-Map Method
- Understand and able to implement design in NAND and NOR Gate
- Understand the basic of Gate
 Implementation

The Map Method


- Provides a simple straightforward procedure for minimizing Boolean functions
 - Proposed by Veitch (Veitch Diagram), modified by Karnaugh (Karnaugh Map)
 - Why bother?
 - Simplifying the function = minimizing the amount of gates
 - Industrial requirements for efficiency in mass production

2-Variable Map

 The Map represents a visual diagram of all possible ways a function may be expressed in a standard form



2-Variable Map Representing Function in the map




3-Variable Map

• The Map represents a visual diagram of all possible ways a function may be expressed in a standard form

				\sqrt{xz}			<u>у</u>		
				x	00	01	11	10	
<i>m</i> ₀	m_1	<i>m</i> 3	<i>m</i> ₂	0	x'y'z'	x'y'z	x'yz	x'yz'	
m_4	<i>m</i> 5	m_7	m_6	$x \left\{ 1 \right\}$	xy'z'	xy'z	xyz	xyz'	
	(a)						-	
	()	a)		and the second state of th	(b)				


3-Variable Map : Example F(x,y,z)




3-Variable Map rules of combination

- One square represents one minterm, giving a term of 3 literals.
- Two adjacent squares represent a term of 2 literals
- Four adjacent squares represent a term of 1 literal.
- Eight adjacent squares encompass the entire map and produce a function that always equal to 1.

3-Variable Map : Other Examples F(x,y,z)





1.

3-Variable Map : Other Examples F(x,y,z)





Fig. 3-6 Map for Example 3-3; $F(x, y, z) = \Sigma(0, 2, 4, 5, 6) = z' + xy'$




Simplifying using the Map

• F = A'C + A'B + AB'C + BC

- Plot the expression
- Find minimum adjacent squares
 - Prime Implicant
 - Essential Prime Implicant
- Draw them
- Write the expression

F = C + A'B



4-Variable Map


					уz			у
				wx		01	11	10
m_0	m_1	<i>m</i> 3	<i>m</i> ₂	00	w'x'y'z'	w'x'y'z	w'x'yz	w'x'yz'
m4	<i>m</i> 5	<i>m</i> 7	<i>m</i> ₆	01	w'xy'z'	w'xy'z	w'xyz	w'xyz'
m ₁₂	<i>m</i> ₁₃	<i>m</i> ₁₅	<i>m</i> ₁₄	w 11	wxy'z'	wxy'z	wxyz	wxyz'
m ₈	<i>m</i> ₉	m ₁₁	<i>m</i> ₁₀	10	wx'y'z'	wx'y'z	wx'yz	wx'yz'
		a)	10	,			z b)	2
			Four	-variable	Map			

4-Variable Map rules of combination

- One square represents one minterm, giving a term of 4 literals.
- Two adjacent squares represent a term of 3 literals.
- Four adjacent squares represent a term of 2 literals.
- Eight adjacent squares represent a term of 1 literal.
- Sixteen adjacent squares represent the function equal to 1.

4-Variable Maps (Example)

- $F(w,x,y,z) = \sum_{i=1}^{n} (0,1,2,4,5,6,8,9,1)$
- 12,13,14)
- 0000, 0001, 0010, 0100, 0101, 0110, 1000, 1001, 1100, 1101, 1110
- f(w,x,y,z) = y' + w'z' + xz'



10

4-Variable Maps (Example)

 Simplify the Boolean Function:
 F= A'B'C' + B'CD' + A'BCD' + AB'C'

<u>Solution:</u> The simplified function is: F=B'D' + B'C' + A' CD'




Fig.3-10 Map for Example 3-6; A'B'C + B'CD' + A'BCD'+ AB'C' = B'D' + B'C' + A'CD'

5-Variable Map




Fig. 3-12 Five-variable Map

5-variable Map

$F(w,x,y,z) = \Sigma(0,2,4,6,9,13, 21, 23, 25, 29,31)$







Fig. 3-13 Map for Example 3-7; F = A'B'E' + BD'E + ACE

- $F(w,x,y,z) = \sum (0,1,2,4,5,6,8,9,$
- 12,13,14)
- 0000, 0001, 0010, 0100, 0101, 0110, 1000, 1001, 1100, 1101, 1110



- $F(w,x,y,z) = \sum_{i=1}^{n} (0,1,2,4,5,6,8,9,1)$
- 12,13,14)
- 0000, 0001, 0010, 0100, 0101, 0110, 1000, 1001, 1100, 1101, 1110
- f(w,x,y,z) = y' + w'z' + xz'





Are they the Same?

- F = y' + w'z' + xz'
- F'=yz + wx'y
 - (F')'
 - (yz + wx'y)'
 - (yz)'(wx'y)'
 - (y'+z')(w'+x+y')
 - y'w' + y'x + y'y' + z'w' + z'x + z'y'
 - y'(w' + x + z' + y') + z'w' + z'x
 - y'+ z'w' + z'x

Normal Simplification (Sum of Product)






Fig. 3-14 Map for Example 3-8; $F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$ = B'D'+B'C' + A'C'D = (A' + B')(C' + D')(B' + D)

Gates Implementation : example





75

Don't Care Conditions :

- Sometimes a certain combination of inputs will never be evaluated by your digital system, thus a "Don't care" is placed for those valuation
 - E.g. consider a BCD (**Binary Coded Decimal**) number, there are 4 binary variables b₃,b₂,b₁,b₀ that represents decimal 0 to 9. design a system that detect if the BCD input given is divisible with 3
 - 4 bits has 16 combinations, but only 10 are used to represent decimal 0 to 9, the remaining combinations are not used.
 - System will produce 1 if the BCD is divisible by 3.

Don't Care Example								
\b ₁	b							
b ₃ b ₂ 00	^b o 00 0	01 0	11 1	10 0				
01	0	0	0	1				
11	d	d	d	d				
10	0	1	d	d				

Dec	Binary				1 p		
A STATE OF STREET, STR	prese	b	b	b	b	f	
nta	ation	3	2	1	0		
	0	0	0	0	0	0	「花谷」
F.	1	0	0	0	1	0	fr.
1	2	0	0	1	0	0	
111	3	0	0	1	1	1	
E.	4	0	1	0	0	0	
行名	5	0	1	0	1	0	144
	6	0	1	1	0	1	2
	7	0	1	1	1	0	1111
	8	1	0	0	0	0	
	9	1	0	0	1	1	L.
Un	used	1	0	1	0	d	ル
Un	used	1	0	1	1	d	
Un	used	1	1	0	0	d	
Un	used	1	1	0	1	d	
Un	used	1	1	1	0	d	
un	used	1	1	1	1	d	101 m

Simplifying With Don't Cares

$b_2b_1b_0'+b_2'b_1b_0+b_3b_0$

You can either use or not use the don't care cell

(it can be treated like a "1" if it can produce more efficient result)

b_3b_2 00	b <mark>o</mark> 00	01	11	10
00	0	0	1	0
01	0	0	0	1
11	d	d	d	d
10	0	1	d	d

So What Does Don't Care Means?

 We simply don't care what the function values are for the unused input valuation Denote by "d" or "x"

 Keep in mind to use as minimum amount of terms as possible

Example with don't Care condition





Fig. 3-17 Example with don't-care Conditions

 $F(w,x,y,z) = yz + w'x' = \Sigma(0,1,2,3,7,11,15)$ $F(w,x,y,z) = yz + w'z = \Sigma(1,3,5,7,11,15)$ F' = z' + wy' $F(w,x,y,z) = z(w'+y) = \sum_{\Sigma(0,2,4,6,8,9,10,12,13,14)}$

Implementation of Logic Gates

- Inverter
- NOR
- NAND
- In the market, logic gates are more commonly implemented using NAND and NOR gates rather than AND & OR
 - Because It is easier to manufactured


NOT, AND & OR Gates implementation using NAND



3

NAND Gate's Symbols


- NAND Gate as Universal Gate
 - Any gate can be represented using NAND
- Implemented as if AND-Invert or Invert-OR
 - (xyz)' = x' + y' + z'




Two-Level Implementation

• F = AB + CD

F=[(AB)'' + (CD)''] = AB+CD




 $F = [(AB)^{*}. (CD)^{*}]^{*} = [(A+B). (C+D)]^{*}$ = AB+CD




Two-Level Implementation

• F = AB + CD





Implement the following Boolean function with NAND gates: F(x,y,z) = (1,2,3,4,5,7)




Implementation with NAND gates procedure:

- 1- Simplify the function and express it in sum of products.
- 2- Draw a NAND gate for each product term of the expression that has at least two literals.
- 3- Draw a single gate using the AND-invert or the invert-OR in the second level.

4- A term with a single literal requires an inverter in the first level. However, if the single literal is complemented, it can be connected directly to an input of the second level NAND gate Multilevel Logic Circuit #1
To obtain a multilevel NAND diagram from a Boolean Expression:


- Draw the Logic Diagram
- F = A (CD + B) + BC'




TV

Multilevel Logic Circuit # 2

- Convert all AND gates to NAND gates with AND invert graphic symbol
 - Convert all OR gates to NAND gates with Invert OR graphic symbol.
- Check all the bubbles in the diagram. For every bubble that is not compensated by an other small circle along the same line, insert an inverter (one input NAND gate) or complement the input literal.




Multilevel Logic Circuit #3 •Consider the multilevel Boolean function: F = (AB' + A'B)(C+D')



39


NOR Implementation

Universal Gate: The NOR gate is said to be a universal gate because any digital system can be implemented with it.




NOR Gate Symbol

Implemented as if OR-Invert or Invert-AND
(x' y' z') = (x + y + z)'



Example


• Implement the following Boolean function with NOR gates: F = (A+B)(C+D)E



Implementation


•Give the NOR multilevel implementation for the Boolean function:

 $\mathbf{F} = (\mathbf{AB'} + \mathbf{A'B})(\mathbf{C} + \mathbf{D'})$




Exclusive OR Function

 $\mathbf{x} \oplus \mathbf{y} = \mathbf{x}\mathbf{y}' + \mathbf{x}'\mathbf{y}$



Exclusive OR Implementation




The first NAND gate perform the operation (xy)' = (x'+y')Then $x \oplus y = (x'+y')x+(x'+y')y$ $= xy' + x'y = x \oplus y$


Odd Function

 $A \oplus B \oplus C = (AB'+A'B)C' + (AB + A'B')C$ = AB'C'+A'BC'+ABC+A'B'C $= \sum (1,2,4,7)$

This means that in the 3 or more variable case the requirement of XOR function to be equal to 1 is that an odd number of variables be equal to 1




Three Variable XOR Odd and Even Function



Four Variable XOR Odd and Even Functions

 $A \oplus B \oplus C \oplus D = (AB'+A'B) \oplus (CD' + C'D)$ = (AB' + A'B)(CD+C'D') + (AB + A'B')(CD' + C'D) $= \sum (1,2,4,7,8,11,13,14)$



Parity Generation and Checking

Three-Bit Message			Parity Bit	Four-Bits Received				Parity Error Check
X	y	Z	P	X	y	Z	Р	C
	100	-	The Ask B	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	0		El El Conto	0	0	1	0	1/10
0	0	1	1.1.1	0	0	1	1	0
0	1	0	1. 1. 1. 1.	0	1	0	0	0-101
0	1	1	0	0	1	0	1	0
U .			State Book	0) 1 温	1	0	0
1	0	0	1	0	1	1	1	1
1	0	1	0	1.1	0	0	0	1
		THE			0	0	1	0
1	1	0	0		0	1	0	0
1	1	1	1 1		0	1	1	10-1
					1	0	0	0
1.5	Por K	Dik.	Real Charge		1	0	1	
Even Parity Generator Truth Table					-1	1	0	1
				$-0^{-1/2}$	1	1/1/7	1	

Even Parity checker Truth Table

Logic Diagram of Parity Generator and Checker

